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Series Capacitor Compensated AC Filterless Flexible
LCC HVDC With Enhanced Power Transfer Under
Unbalanced Faults
Ying Xue , Member, IEEE, Xiao-Ping Zhang , Senior Member, IEEE, and Conghuan Yang
Abstract—This paper introduces significant performance en-
hancements to the ac filterless LCC HVDC by including fixed
series capacitors at the primary side of a converter transformer.
In terms of technical performance, 1) the amount of active power
that can be transmitted is increased by more than 60% compared
with ac filterless LCC HVDC, especially under severe unbalanced
fault such as single-phase fault (most common fault in power sys-
tems); 2) the required voltage level of the controllable capacitor
for Commutation Failure (CF) elimination is reduced by more
than 70%, which leads to considerable reductions of the associ-
ated costs and losses. In terms of economic performance, due to
the reduction of the required voltage from controllable capacitors
(hence, the number of power electronic devices), the cost of the
proposed converter station is lower than that of the ac filterless
LCC HVDC. Theoretical analysis is presented to illustrate the per-
formance enhancements and select the size of the series capacitor.
Simulation results for various kinds of faults and cost analysis are
presented to validate the technical and economic performances of
the proposed method. Comparisons are made with ac filterless LCC
HVDC. Finally, various practical issues and possible solutions are
discussed.
Index Terms—HVDC, LCC HVDC, Flexible LCC HVDC,
commutation failure, active power transfer, energy storage.
I. INTRODUCTION
THE adverse impacts of Commutation Failure (CF) onpower system are originated from the resulting disruption
or cessation of active power transfer of LCC HVDC link [1],
[2]. For CF that does not cause converter blocking, the transient
reduction of transferred active power leads to frequency fluctu-
ations. For CF that causes converter blocking, 1) the cessation
of active power transfer can lead to considerable supply and de-
mand mismatch of the AC system at the inverter side. This could
then result in reserve activation at the inverter side and tripping
of generators at the rectifier side [1]; 2) the transfer of active
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power to the parallel AC lines can cause overloading problem
to those AC lines [2] and even trigger cascaded protection trip-
ping. One of the severe consequences of such cascaded tripping
is partial blackout of the AC system. As more LCC HVDC links
are being built, the above adverse impacts are posing significant
challenges to the power system.
Therefore in addition to the elimination of CF, it is of practical
and fundamental importance that the amount of active power
transfer through a LCC HVDC link can be increased under
transient conditions, so that the adverse impacts on the AC
system can be minimized. In particular this should be achieved
for unbalanced fault such as single-phase fault as it is the most
frequent type of fault in power system, and is also more likely
to cause CF than balanced faults [3]–[5]. Moreover, it would
certainly be attractive that such performance improvement can
be achieved with lower investment costs.
Most of the previous research has been focusing on the mit-
igation or elimination of CF while there is a lack of focus on
increasing the active power transfer during fault (which is the
main reason that CF is causing concerns for power system op-
eration). In fact, some of the proposed methods may lead to
a reduced active power transfer. For example, advancement of
inverter firing angle [6], [7] and reduction of rectifier DC cur-
rent [8] after fault detection both result in a lower DC power.
This is understandable as a higher DC current or a higher DC
voltage (both contribute to higher DC power transfer) is not
favorable for the success of commutations. Recently, reference
[9] proposed a method to use DC voltage control at rectifier side
together with inverter DC current control to increase the short-
term power transfer capability of LCC HVDC. The method
works by estimating the DC voltage reference (using the DC
power reference at inverter side) and transmitting it to recti-
fier side through telecommunication links. However the method
is focusing on allowing the HVDC link to respond to higher
DC power reference rather than improving the power transfer
capability during fault conditions.
Some other research that relates to the control of DC power
has been focusing on the frequency control using LCC HVDC
[10]–[12]. The idea is to add a contribution proportional to the
instantaneous frequency deviation to the power or current order
of the LCC HVDC. It enables wind farms or interconnected AC
systems to participate in the primary frequency control of the
AC system at the other end. However, the active power transfer
under inverter fault condition is not considered.
This work is licensed under a Creative Commons Attribution 3.0 License. For more information, see http://creativecommons.org/licenses/by/3.0/
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Fig. 1. Circuit configuration of the proposed system.
This paper, based on the AC filterless LCC HVDC [13],
presents a further major development of increasing the amount
of active power transfer during faults, and at the same time to
reduce the cost of the scheme. It will be shown in the rest of the
paper that the new development can be achieved by including
fixed series capacitors at the primary side of converter trans-
former. It should be mentioned that although the idea of adding
series capacitors at primary side of converter transformer was al-
ready discussed in [13], it cannot achieve the same performances
as those achieved with the proposed method. In other words, it
is the combination of controllable capacitors, parallel capacitors
and series capacitors that achieves the aforementioned superior
performances.
The rest of the paper is organized as follows. Section II
presents the topology of the proposed method. Theoretical anal-
ysis is presented in Section III to explain the benefits of adding
series capacitors. Section IV, based on the theoretical analysis
in Section III, selects the capacitance of series capacitors and
estimates the required voltage level from controllable capacitors
for CF elimination. Then calculations are carried out on the level
of active power increase during faults. In Section V, simulation
studies and cost analysis in comparison with AC filterless LCC
HVDC are carried out to validate the technical and economic
performance of the proposed method. Finally the potential is-
sue and solutions of ferrorresonance are discussed. Section VI
concludes the paper.
II. PROPOSED CIRCUIT CONFIGURATION
Fig. 1 shows the circuit configuration of the proposed system
based on the CIGRE benchmark model [14] where Idc is the DC
current; TY(D)1-TY(D)6 are thyristor valves; LY(D)a-LY(D)c
and CapY(D)a-CapY(D)c are current limiting inductors and con-
trollable capacitors respectively; CapY(D)ab, CapY(D)bc and
CapY(D)ac are parallel capacitors; CY(D)a-CY(D)c are series
capacitors; Zinv is the AC system impedance. The commonly
adopted grounding conditions for 12-pulse schemes are ap-
plied [15]: the Y-Y converter transformer is grounded at grid
side and un-grounded at valve side; the Y-Δ converter trans-
former is grounded at grid side. Shunt reactor may be needed
to absorb the extra reactive power generated by the parallel
and series capacitors. The main difference between the pro-
posed method and the AC filterless LCC HVDC is that fixed
series capacitors are installed at the primary side of converter
transformer.
The main contributions of this paper are:
1) System topology: The system topology is new compared
with any of the previously proposed HVDC systems. It
needs to be pointed out that although the idea of including
series capacitor at primary side of converter transformer
has been studied in [16], the method proposed in this pa-
per is not only different in terms of system topology, but
also fundamentally different in terms of operating princi-
ples and system characteristics, and significantly better in
terms of system performance especially under unbalanced
fault conditions.
2) Technical performance: The significant increase of active
power transfer during unbalanced fault cannot be achieved
with any of the existing method. This improvement is of
significance to power system considering that around 95%
of the faults in power systems are unbalanced faults [17]
and most of the CFs are caused by unbalanced faults [5].
3) Economic performance: The significant technical per-
formance improvements are achieved with much
lower voltage rating of controllable capacitors. This leads
to considerable reductions of equipment cost and capital-
ized cost of losses, which largely increase the applicability
of the proposed method.
4) Theoretical development: The above performance im-
provements have been theoretically explained in detail in
this paper. The theoretical development provides a valu-
able insight into this new type of HVDC system.
In theory, the controllable capacitors can be employed to re-
alize the enhancement of active power transfer during fault.
This can be achieved by increasing the amount of time that the
controllable capacitors are inserted during fault to reduce the
drop of DC voltage, hence increasing the active power transfer.
However this would cause large variations of capacitor voltage
due to the high fault current, and the potential overvoltage of
capacitors is undesirable. This problem can be mitigated by con-
siderably increasing the voltage rating of controllable capacitors
(i.e., adding more capacitor submodules) but would increase the
investment cost and losses of the HVDC scheme. Therefore it
is not economical to employ controllable capacitors to improve
the active power transfer during fault.
In contrast, as will be shown in this paper, 1) the fixed se-
ries capacitor can provide commutation voltage that depends
on the level of fault current (i.e., the higher the fault current
the larger the actual commutation voltage); 2) the series capac-
itor delays the actual commutation voltage during fault. The
first characteristic helps reduce the drop of DC voltage, and
the second characteristic reduces the required level of voltage
insertion from controllable capacitors. Further considering the
much lower cost, lower losses and mature technology of series
capacitor compared with controllable capacitors, the choice of
using series capacitor is techno-economically more favorable.
III. THEORETICAL ANALYSIS
This section consists of two parts. The first part analyzes the
impact of series capacitors on the performance of converter. The
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Fig. 2. Equivalent circuit.
derived relationships will be used in Section IV to 1) select the
capacitance of series capacitors and 2) estimate the required
voltage level of controllable capacitors for CF elimination. The
second part, based on the results from the first part, illustrates
how the level of active power transfer during faults can be in-
creased with the help of series capacitors.
A. Circuit Analysis
Fig. 2 shows the equivalent circuit for analysis. Only the
fundamental frequency is considered in the following discussion
as harmonics are filtered out by the parallel capacitors [13]. The
controllable capacitors are not considered at this stage as they
do not affect the electrical variables that need to be analyzed.
In Fig. 2, Ia , Ib , Ic are the phasor values of line currents in
phase A, phase B and phase C at valve side; Isec is the phasor
value of phase A line current at the secondary side of converter
transformer; XL is the reactance of converter transformer; V ′a ,
V ′b , V ′c are the phasor values of phase voltages at secondary side
of converter transformer; N1:N2 is the turns ratio of converter
transformer; Va , Vb , Vc are the phasor values of three phase
voltages between series capacitor and converter transformer;
VA , VB , VC are the three phase voltages at inverter AC bus; C1
and C2 are the capacitances of series and parallel capacitors.
The positive polarities of voltages across series capacitors and
transformer reactance are also shown in the figure. The inputs
to the circuit shown in Fig. 2 are the current injections from
valve side (Ia , Ib , Ic ) and grid voltages (VA , VB , VC ). The
rest of the electrical variables can be obtained by calculating
the contribution from each of the two inputs. For the sake of
simplicity, phase A is considered in the following calculations.
Phasor diagrams will be drawn to visualize the relationships
between electrical variables and to highlight the impact from
series capacitor.
Fig. 3(a) and Fig. 3(b) show the equivalent three-phase and
single-phase circuits for calculating the contribution to Isec from
inverter AC bus voltage (I1sec) and valve side current injection
(I2sec), respectively. The delta-star transformation is applied to
obtain the equivalent single-phase circuit where the system is
assumed to be under steady-state balanced condition.
From Fig. 3(a), the contribution from the inverter AC voltage
can be calculated as
I1sec =
VA × (N1/N2)
jXL + 1/ (3jωC2) + (1/jωC1)× (N1/N2)2
(1)
where ω is the AC system angular frequency.
Fig. 3. Equivalent circuits for calculating Isec .
Fig. 4. Phasor diagrams of the electrical variables in the proposed method and
AC filterless LCC HVDC.
From Fig. 3(b), the contribution from the valve side current
injection can be calculated as
I2sec = Ia ×
1/ (3jωC2)
jXL + 1/ (3jωC2) + (1/jωC1)× (N1/N2)2
(2)
Then Isec can be obtained as
Isec = I1sec + I2sec (3)
With the calculated Isec , the voltage across the series capacitor
(VC1 ) and the voltage across the transformer reactance (VXL )
can be calculated as
VC1 = Isec × (N1/N2)× (1/jωC1) (4)
VXL = Isec × jXL (5)
Finally the voltages at the primary and secondary side of
converter transformer can be obtained:
Va = VA − VC1 (6)
V ′a = Va × (N1/N2)− VXL (7)
The above relationships can be graphically illustrated using
the phasor diagrams as shown in Fig. 4. The phasor diagrams
for both the proposed method and the AC filterless LCC HVDC
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Fig. 5. Equivalent circuit and phasor diagram during phase A fault.
are shown for comparison. It can be seen from Fig. 4 that for the
proposed method, Ia is lagging VA by approximately the firing
angle α (the overlap angle is small with parallel capacitors). This
is because according to the operation of converter, the firing of
thyristor valves effectively delays the line current at valve side
by approximately the value of firing angle with respect to the
grid side reference voltage [18]. Then according to (1) and (2)
and using the system parameters of 10μF for C1 [13] and 13.45
Ω for XL [14], I1sec is calculated to be leading VA by 90◦, and
I2sec to be in phase with Ia . Therefore, as shown in Fig. 4, Isec
(phasor summation of I1sec and I2sec) for the proposed method is
lagging Ia by an angle of θ. The voltage of Va is lagging VA by
β due to the voltage across series capacitor (VC1 ). Va is then
advanced by an angle of γ to get V ′a due to the voltage drop over
the transformer reactance (VXL ).
By comparing the phasor diagram of the proposed method
with that of the AC filterless LCC HVDC, it can be observed
that the series capacitor affects the converter performance from
two main aspects. Firstly, it reduces the magnitude of I2sec . This
is beneficial as it leads to a smaller current that flows into the
converter transformer (therefore lower power losses). At the
same time, it increases the phase difference between Isec and
Ia (θ is larger than θ′). Secondly, V ′a is lagging VA for the pro-
posed method while it is leading VA by ϕ for the system without
series capacitor. This phase lag is advantageous to commutation
as it provides an increased commutation margin. As will be
demonstrated in the following subsection, it is even more bene-
ficial to commutation under fault conditions due to the fact that
the commutation margin becomes even larger.
B. Single-Phase Fault
Zero impedance single-phase (phase A) fault is considered in
this section to illustrate how the series capacitor can increase
the level of active power transfer during fault. To simplify the
analysis, DC current is assumed to be controlled at the rated
value during fault (which will be demonstrated through simula-
tion results in Section V), and phase B and phase C voltages are
maintained at the pre-fault values.
It is important to point out that the actual commutation volt-
ages in the proposed method are no longer the line-to-line volt-
ages at inverter AC bus, but the line-to-line voltages at secondary
side of the converter transformer (e.g., V ′a − V ′b ). As a result,
the commutation overlap angle is now determined by the cur-
rent limiting inductor rather than the equivalent inductor from
converter transformer.
Fig. 5 shows the equivalent circuit and the corresponding
phasor diagram under phase A fault where If aultsec is the phase A
line current at the secondary side of the converter transformer;
V f aultXL and V
f ault
C1
are the voltages across the transformer re-
actance and series capacitor; V ′a−f ault is the phase A voltage at
the secondary side of the converter transformer. Because of the
fault, VA is dropped to zero and therefore its contribution to Isec
is also reduced to zero. So If aultsec only has the contribution from
Ia , i.e.,
If aultsec = I2sec (8)
and it is in phase with Ia (Fig. 5(b)) as discussed in last sub-
section. So the contribution to actual commutation voltage from
phase A during fault can be calculated as
V ′a−f ault = −V f aultC1 × (N1/N2)− V
f ault
XL
(9)
which is shown in Fig. 5(b). V ′a−f ault is lagging VA by an angle
φ that is calculated as:
φ = α− 90◦ (10)
By comparing Fig. 5 with Fig. 4, the following observations
can be made:
 The phase lag of the actual commutation voltage during
fault is larger than that under the normal operating condi-
tion. This characteristic is particularly beneficial as a larger
commutation margin is critically needed to counteract the
unfavorable advancement of voltage zero crossing point
due to unbalanced faults. It leads to significant reduction
of the required insertion voltage from the controllable ca-
pacitor.
 The contribution to actual commutation voltage from phase
A (V ′a−f ault) is nonzero even though the inverter bus volt-
age drops to zero. This means that the drop of DC voltage
is decreased, which in turn increases the amount of active
power transfer during the fault. In other words, the instal-
lation of the series capacitor minimizes the impact of the
AC fault on the DC side. An added benefit is that the actual
commutation voltage will be automatically increased with
higher fault current, and therefore further minimizes the
adverse impact on the DC system.
The average DC voltage during the fault can be calculated
with reference to Fig. 6 which shows the waveforms of commu-
tation voltages during fault.
The three-phase inverter AC voltages that are used to obtain
the actual firing instants are defined as:
VA = Vm cos(ωt + 60◦)
VB = Vm cos(ωt− 60◦)
VC = Vm cos(ωt− 180◦) (11)
where Vm is the voltage magnitude. As previously discussed,
under phase A fault, the phase lags occurred on the actual com-
mutation voltages of phase A, phase B and phase C are φ,
β − γ and β − γ, respectively. So the average DC voltage can be
XUE et al.: SERIES CAPACITOR COMPENSATED AC FILTERLESS FLEXIBLE LCC HVDC 3073
Fig. 6. Inverter AC voltages and commutation process.
calculated as:
V f aultdc = (Aac + Aab + Aba + Abc + Aca + Acb) /2π (12)
where Aac , Aab , Aba , Abc , Aca , Acb are the voltage-time areas
during fault as shown in Fig. 6 and are calculated as (short
overlap angles are not considered for simplicity):
Aac = Aca =
∫ α
−60◦+α
(
V ′a−f ault cos(ωt + 60◦ − φ)
)
dωt
−
∫ α
−60◦+α
(∣∣V ′c ∣∣ cos(ωt− 180◦ − β + γ))dωt (13)
Aab = Aba =
∫ −60◦+α
−120◦+α
(
V ′a−f ault cos(ωt + 60◦ − φ)
)
dωt
−
∫ −60◦+α
−120◦+α
(∣∣V ′b ∣∣ cos(ωt− 60◦ − β + γ))dωt (14)
Acb = Abc =
∫ −120◦+α
−180◦+α
(∣∣V ′c ∣∣ cos(ωt− 180◦ − β + γ))dωt
−
∫ −120◦+α
−180◦+α
(∣∣V ′b ∣∣ cos(ωt− 60◦ − β + γ))dωt
(15)
These equations will be used in next section to estimate the
level of active power that can be transmitted during single-phase
fault.
IV. PARAMETER SELECTION & REQUIRED VOLTAGE LEVEL
FROM CONTROLLABLE CAPACITOR
There are two parameters that need to be determined for
the proposed system. The first is the capacitance of the series
capacitor and the second is the required voltage level of the
controllable capacitor. The selection of both parameters is dis-
cussed in this section. In addition, the amount of power that can
be transmitted during single-phase fault is calculated.
A. Capacitance of Series Capacitor
The following four aspects are considered for the selection of
capacitance for the series capacitor:
 Magnitude of line current as calculated in (3). This is be-
cause a smaller line current indicates lower transformer
losses.
 Voltage magnitude of series capacitor as calculated in (4).
This is because the minimum protective level of series
capacitor is directly determined by the maximum steady-
state voltage across the capacitor [19]. So a lower voltage
across the capacitor can potentially reduce its protective
level, thereby reducing the number of Metal Oxide Varistor
(MOV) blocks that are connected in series, leading to cost
savings [20].
 Reactive power generation from the series capacitor. This
is because the cost of series capacitor is directly related
to the rating (reactive power generation) of the capacitor
[21].
 LC resonance between series capacitor and transformer
leakage reactance. The resonant frequency needs to be
away from the fundamental frequency of the AC system so
it will not adversely affect the actual commutation voltage.
The magnitude of line current (Isec) is used to quantitatively
select the series capacitor. The selection criterion is that the
addition of series capacitor does not increase the steady-state
line current compared with the HVDC system without parallel
and series capacitors. This is because an increased line current
is undesirable as it not only require a larger transformer (higher
cost), but also increase the transformer losses. Mathematically
the above criterion can be expressed as:∣∣∣I1sec + I2sec
∣∣∣ ≤ I0sec (16)
where I0sec is the RMS value of the rated secondary side line
current in the Benchmark system. By solving (16) together with
(1)–(3) using the parallel capacitance of 10 μF [13], the range
of series capacitance that meets the criterion can be calculated
as
C1 ≤ 109μF (17)
Therefore, as an example, the capacitance of 100μF is se-
lected for C1 in this paper for the simulation studies. By sub-
stituting it back to (3), the magnitude of Isec is calculated to be
2.092 kA.
According to the analysis in Section III, the reactive power
from the series capacitor is
QC1 =
(∣∣Isec∣∣× (N1/N2))2/ (ωC1) (18)
which is 59 MVar with the selected value of C1 .
It is then important to make sure that the LC resonant fre-
quency between series capacitor and transformer reactance is
away from the fundamental AC system frequency. With the se-
lected capacitance of C1 , the LC resonant frequency is 1.41
times the fundamental frequency of the AC system. This is
similar to that in [16] and [22] where the LC resonant fre-
quencies are 1.45 and 1.42 times the fundamental frequency
of the AC system. Simulation studies from both [16] and [22]
show that the series capacitors with the above natural LC res-
onant frequencies do not adversely affect the commutations.
The only problem that has been observed is the ferroresonance
which can be successfully de-tuned by bypassing the capacitor
units [16] or by modifying the inverter controller [22]. For the
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Fig. 7. Electrical performances with varying values of C1 .
proposed method, although no adverse impact from the selec-
tion of C1 has been observed, the two methods mentioned
above can be adopted upon detection of resonance. Alterna-
tively, the series capacitance can be decreased to move the
LC resonance frequency further away from the fundamental
frequency.
Fig. 7 further shows the line current magnitude, the volt-
age magnitude of the series capacitor and the reactive power
generation from the series capacitor as a function of C1 us-
ing (3), (4) and (18). It can be seen from Fig. 7 that an in-
creasing capacitance of C1 leads to an increase of the current
flowing into the converter transformer, a decrease of the volt-
age across C1 and a decrease of the reactive power generated
by C1 .
With the selected capacitance of C1 , the percentage of the
DC power transfer under single-phase fault can be calculated
as V f aultdc /A0 = 0.667 using (12)–(15) with a firing angle of
161°. It means that theoretically about 66.7% of the rated active
power can be transmitted during zero impedance single-phase
fault with the proposed method. For the Benchmark system rated
at 1000 MW, it is 667 MW which is more than 60% of increase
compared with AC filterless LCC HVDC [13].
B. Required Voltage Level From Controllable Capacitor
The commutation from TY4 to TY6 under the same phase A
fault is considered in the following analysis. With the phase
relationships discussed in Section III, the instantaneous line
currents at the secondary side of converter transformer for phase
A (ia−sec) and phase B (ib−sec) and the instantaneous voltages
across the series capacitor of phase A (vC1−a) and phase B
(vC1−b) can be expressed as:
ia−sec =
∣∣∣If aultsec
∣∣∣ cos(ωt + 60◦ − α) (19)
ib−sec =
∣∣Isec∣∣ cos(ωt− 60◦ − α− θ) (20)
vC1−a =
(∣∣∣If aultsec
∣∣∣N1/ωC1N2
)
cos(ωt + 60◦ − α− 90◦)
(21)
vC1−b =
(∣∣Isec∣∣N1/ωC1N2) cos(ωt− 60◦ − α− θ − 90◦)
(22)
The actual commutation voltage of the proposed method
(line-to-line voltage at secondary side of converter transformer)
can then be calculated as:
vcommutation = (−vC1−a ×N1/N2 − Lc (dia−sec/dt))
− ((VB − vC1−b)× (N1/N2)− Lc (dib−sec/dt)) + 2V0
(23)
where Lc is the equivalent inductance of converter transformer
and V0 is the voltage of the controllable capacitor. For the suc-
cess of commutation, the following condition should be satis-
fied:
vcommutation (α + μ)|Id =Id m a x ≥ 0 (24)
where μ is the overlap angle and Idmax is the transient peak
DC current during fault. With an overlap angle of 4° and a peak
DC current of 4 kA, the minimum value of V0 is calculated to
be 20 kV. It is more than 70% reduction compared with the AC
filterless LCC HVDC (70 kV). It also means that the required
number of capacitor submodules is significantly reduced, which
leads to significant reduction of the cost and associated losses
(discussed in more detail in Section V).
C. HVDC System With Different System Parameters
To demonstrate the performance improvements of the pro-
posed method compared with AC filterless LCC HVDC for
HVDC systems with different system parameters, Fig. 8 is pre-
sented to show the results of theoretical calculations. Fig. 8(a)
shows the increase of active power transfer for HVDC systems
with different rated DC current and DC voltage where the value
of 100% on the x-axis represents the base case of CIGRE bench-
mark system. Fig. 8(b) shows the reduction of voltage level of
controllable capacitors. The method described in Section III is
used to obtain Fig. 8(a) and the method described Subsection
B of Section IV is used to obtain Fig. 8(b). It can be seen from
Fig. 8 that the proposed method can achieve similar perfor-
mance improvements for HVDC systems with different system
parameters.
The following aspects have been considered in the calcula-
tions. For HVDC systems with different DC current ratings,
the transformer ratings are modified accordingly to reflect the
change of power rating. For HVDC systems with different DC
voltages ratings, the turns ratio and the ratings of transformer
are modified to reflect the change of DC voltage rating and
power rating. For both scenarios, the value of C1 is calculated
using the method described in Section IV, and the value of C2 is
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Fig. 8. Performance improvements of the proposed method for HVDC
systems with different system parameters.
linearly modified to maintain similar harmonic filtering perfor-
mance while simplifying the calculations (e.g., a proportionally
larger C2 is used for HVDC system with higher DC current).
To understand the calculation results, a HVDC system with
different DC current rating is considered first. As mentioned
above, this change of current rating indicates a proportional
change of transformer rating and the capacitance of C2 for
both the AC filterless LCC HVDC and the proposed method.
The capacitance of C1 is then calculated, which is changed
with the same proportionality. By observing (1)–(7), the above
changes of parameters result in the same actual commutation
voltage and the same phase angles (β and γ) compared with
the base case (Benchmark system). Therefore from (12)–(15)
it can be seen that the same levels of increase of active power
transfer can be achieved (Fig. 8(a)). Furthermore, considering
that 1) the increase of line current and the decrease of equivalent
transformer inductance leads to the same voltage drop across
the transformer and 2) the commutation voltage provided by the
series capacitor (as shown in (4)) is the same, the same level
of reduction of controllable capacitor voltage can be achieved
(Fig. 8(b)).
For HVDC system with different DC voltage rating, based on
the same considerations as described above, it can be calculated
that the line current and the voltage across series capacitor are
the same as the base case, and the actual commutation voltage
changes linearly with the change of DC voltage, leading to the
same phase angles (β and γ). So from (12)–(15) it can be seen
that the increase of active power transfer is linearly related to the
change of DC voltage rating (Fig. 8(a)); from (19)–(23) it can be
seen that the percentage of reduction of controllable capacitor
voltage (Fig. 8(b)) is the same.
For a more accurate analysis of performance improvements
with other HVDC systems, detailed simulation studies are
needed. This is because the aspects of harmonics, fast fault tran-
sients and the changes of overlap angle (although very small in
the proposed method) are not considered in the calculations.
V. SIMULATION RESULTS
As the most common type of fault in power system, single-
phase to ground fault is simulated first to demonstrate the
effectiveness of the proposed method. In addition, to further
demonstrate the performance, a double-phase to ground fault
and a three-phase to ground fault (although less frequent than
single-phase fault) are simulated. Moreover, to provide further
insights of the proposed method, the average power transfer
against the level of voltage during fault are presented for the
above three types of fault. Comparisons are made between the
proposed method and the AC filterless LCC HVDC for all the
cases.
Then cost analysis of the proposed method in comparison
with AC filterless LCC HVDC is presented and the potential
issue and solutions of ferroresonance are discussed.
A. Case 1 – Single-Phase Fault
Fig. 9 shows the system performance under 60 ms zero
impedance phase A to ground fault.
It can be seen from Fig. 9(a) that phase A voltage drops to zero
during fault but the commutations are still successful as shown
in Fig. 9(b). Fig. 9(b) also shows that the average DC current
is controlled around the rated value. From Fig. 9(c) it can be
seen that the drop of DC voltage in the proposed system is much
less than that in the AC filterless LCC HVDC as discussed in
Section III. As a result, as shown in Fig. 9(d), an average active
power of about 650 MW can be transmitted during the fault
while in contrast about 400 MW with the AC filterless LCC
HVDC can be transmitted (more than 60% of increase). At the
same time, the speed of fault recovery is also faster with the
proposed method. From the perspective the of inverter side AC
system, it means that the level of power disruption caused by the
fault is decreased. From the point of view of the DC system, it
decreases the level of the DC voltage drop. Fig. 9(e) shows the
dynamics of Isec for phase A. Under steady-state, it can be seen
that the magnitude of Isec in the proposed method is less than
that in the AC filterless LCC HVDC and the phase is slightly
lagging, both agree with the analysis in Section III. Also it can be
seen from Fig. 9(e) that Isec experiences less overcurrent in the
proposed system. Fig. 9(f) shows the voltage across the series
capacitor in phase A. It can be observed that the steady-state
voltage magnitude is about 60 kV, and the overvoltage during
fault is not significant. Finally, as can be seen from Fig. 9(g),
the voltages of the controllable capacitors are well controlled
throughout the fault.
To demonstrate the effectiveness of the proposed method for
HVDC systems with different system parameters, Fig. 10 shows
the simulation results of a 60 ms zero impedance single-phase
fault for two HVDC systems that have different system param-
eters from the Benchmark system (rated at 500 kV and 2 kA).
Fig. 10(a) and Fig. 10(b) show the simulation results of the
system rated at 500 kV and 3 kA. For this system, the series ca-
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Fig. 9. System response under zero impedance single-phase fault.
pacitance of 150μF is calculated and the controllable capacitor
of 22 kV is determined through simulation studies for the pro-
posed method. Similarly, the controllable capacitor of 78 kV is
obtained for AC filterless LCC HVDC. Fig. 10(c) and Fig. 10(d)
show the simulation results of the HVDC system rated at 400 kV
and 2 kA. Series capacitance of 80μF and controllable capacitor
of 19 kV are obtained for the proposed method and the con-
trollable capacitor of 68 kV is obtained for AC filterless LCC
HVDC.
It can be seen from Fig. 10(a) and Fig. 10(c) that similar levels
of increase of active power transfer during fault can be achieved
(increase of average power transfer from 620 MW to 1000 MW
Fig. 10. System response with different HVDC systems.
for Fig. 10(a) and 330 MW to 560 MW for Fig. 10(c)). Fig 10(b)
and Fig. 10(d) show that the increase of active power transfer is
achieved with similar levels of voltage reduction of controllable
capacitors.
B. Case 2 – Double-Phase Fault
Fig. 11 shows the system performance under a 60 ms low
impedance double-phase (phase A and phase B) to ground fault.
It can be seen from Fig. 11(a) that the voltages of phase A and
phase B are dropped by about 80% but again the commutations
are successful (Fig. 11(b)). Fig. 11(c) shows that due to the
support from series capacitor, the amount of active power trans-
fer during the fault is doubled with the proposed system. From
Fig. 11(d), it can be seen that the line current is comparable to
that in the AC filterless LCC HVDC during the fault. The current
is higher at the start of recovery but is of short duration. From
Fig. 11(e) it can be seen that the voltage across series capacitor
experiences an initial increase when fault is initiated and stays
at lower values during the fault. Similar to Case 1, the voltages
of controllable capacitors are well controlled (Fig. 11(f)).
C. Case 3 – Three-Phase Fault
Fig. 12 shows the system performance under 100 ms low
impedance three-phase to ground fault. As can be seen from
Fig. 12(a), the three-phase voltages drop by about 60% but
the commutations are successful (Fig. 12(b)). By observing
Fig. 12(c), it can be seen that the transmitted active power is
similar between the proposed method and the AC filterless LCC
HVDC. This is because on one hand the series capacitor pro-
XUE et al.: SERIES CAPACITOR COMPENSATED AC FILTERLESS FLEXIBLE LCC HVDC 3077
Fig. 11. System response under low impedance double-phase to ground fault.
vides additional commutation voltage that helps increase the
DC voltage. On the other hand, the phase lag introduced by the
series capacitor to the actual commutation voltage reduces the
DC voltage. With reference to Fig. 4, when VA , VB , VC are
significantly decreased and VC 1 is increased (due to increased
line current) during the fault, the zangle of β − γ will be in-
creased. It is this additional phase lag that causes an additional
reduction of DC voltage. Fig. 12(d) shows that the line current
at the secondary side of converter transformer is similar for both
systems because the reduction of current contribution from in-
verter AC bus voltage is similar. In Fig. 12(e), it can be seen that
the capacitor voltage experiences a short-period increase at the
start of the fault and then stays at a lower value throughout the
fault. Fig. 12(f) again shows that the voltages of the controllable
capacitors are well controlled.
To further demonstrate the benefits of the proposed method,
Fig. 13 shows the average power transfer (as a percentage of
the rated power) against the level of voltage during the fault
Fig. 12. System response under low impedance three-phase to ground fault.
Fig. 13. Active power transfer vs. voltage level during faults.
(as a percentage of the rated voltage). The results for all the
three types of fault are presented. The solid lines are for the
proposed method and dashed lines are for the AC filterless LCC
HVDC. It can be clearly seen from Fig. 13 that for single-phase
and double-phase faults, more active power can be transmitted
with the proposed method at all levels of the voltage drop. Al-
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though the performance improvement with three-phase fault is
not obvious, it is important to point out that unbalanced faults
account for about 95% of the faults in the transmission systems,
while three-phase faults are very rare in occurrence, account-
ing for only about 5% [17]. Moreover, most of the CFs are
caused by unbalanced faults [5] where active power can be
transmitted through the healthy phases. Under the most severe
three-phase faults when the voltage drops to very low values,
it becomes impossible to transmit active power. Therefore the
potential benefits by improving active power transfer under un-
balanced faults are much higher than that for three-phase fault.
Further considering that the majority of the power system faults
(60%–80%) are transient in nature [18], the proposed method
can provide much more active power support (given the high
power rating of LCC HVDC) to the inverter AC system during
fault when active power is critically needed to support the AC
system frequency. At the same time, it helps reduce the level of
spinning reserve activation and load shedding (thereby achieve
cost savings).
D. Cost Analysis
The previous case studies validated the technical performance
of the proposed method. It is important that such superior tech-
nical performance is achieved without significant extra cost. It
would be even more attractive if it is achieved with less cost
compared with the AC filterless LCC HVDC. Therefore this
section estimates the cost of the proposed method in compari-
son with the AC Filterless LCC HVDC. Extra cost is coming
from the additional series capacitors, and cost saving is coming
from the reduction of voltage level of controllable capacitors.
These two aspects are considered in the following analysis.
For the cost of series capacitor, it is reported in [21] that
the cost ranges from $10/kVAr to $30/kVAr ($ represents US
dollar). Using the average value of $20/kVAr, the extra cost of
series capacitor in the proposed method can be estimated to be
$20/kVAr× 6× 60 MVar = M$7.2 (60 MVar of reactive power
from each series capacitor as calculated in Section IV).
For the cost reduction from the controllable capacitor, the
cost of a MMC converter station is considered as reference.
As an example, the ±525 kV Nordlink converter stations (with
half-bridge capacitor submodules) cost about M€400 [23] so
each converter station costs about M€200. It indicates a cost
of M€61 for the valves as the valve group accounts for 30.5%
of the converter station cost [24]. By assuming that the full-
bridge converter station costs 20% more (i.e., 200 × 20% =
M€40) than the half-bridge converter station [25] and that this
20% extra cost is coming from the valves (30.5%) and control &
protection (8.5% [24]), the cost of full bridge valves at±525 kV
can be calculated as M€(61 + 40 × 30.5%/(30.5% + 8.5%)) =
M€92.28. Therefore the cost saving from the reduced number
of power electronic devices (70 kV − 20 kV = 50 kV) can be
calculated as M€(92.28 × 50/525) = M€8.8.
The reduced voltage rating of the controllable capacitors also
reduces the capitalized cost of losses which is normally evalu-
ated at €4000 to €5000 per kW [15] (€4500 is used for following
calculation). Note that the additional losses introduced by the
series capacitor are very small and is therefore neglected [20].
Considering that the loss is about 2.2 MW for 140 kV of control-
lable capacitor [3], the saving from the reduced losses is €(2200
× 4500 × 50/140) = M€3.54. Therefore the total cost saving
from the controllable capacitor is M€(8.8 + 3.54) = M€12.34,
which is about M$14.5. So it can be seen that the cost saving
(M$14.5) is about two times the extra cost from the series ca-
pacitors (M$7.2). It is clearly attractive and advantageous as
the superior performance of the proposed method is achieved at
lower cost.
E. Discussions on Practical Applications
1) Ferroresonance: One potential issue with the proposed
method is the ferroresonance between the series capacitor and
the saturating magnetic circuits of converter transformer. It can
be excited by a system switching or an AC fault and cause
overvoltage problems. Two kinds of methods can be adopted
to effectively mitigate the problem. The first is to bypass the
series capacitors upon detection of ferroresonance [16]. This
can be achieved without considerable extra cost as the bypass
mechanism as a way of protection function is normally equipped
for the series capacitors. The second is by adding supplementary
control signals to the HVDC control systems [22]. This method
is also cost effective as only controller modification is needed
without additional hardware investment.
2) Unbalanced Capacitor Voltages: Unbalance between
three-phase capacitor voltages can happen due to a variety of
reasons (e.g., transient change of DC current). The result of un-
balanced capacitor voltages is that the commutation voltage pro-
vided by the series capacitor will be different for different valves
in the converter. One method to reduce the risks to commutation
from unbalanced voltages is to increase the voltage rating of
controllable capacitors. In this way, the potential adverse im-
pact caused by unequal commutation voltages from fixed series
capacitors can be mitigated by the higher voltage insertion from
controllable capacitors. Another method is to modify the firing
angles upon detection of a capacitor unbalance so as to speed
up the restoration to balanced voltages. Significant unbalanced
capacitor voltages due to equipment damage need to be fixed
through replacement or maintenance.
3) Harmonics: The use of fixed series capacitor reduces the
overlap angle and slightly increases the steady-state AC and DC
harmonics [26]. In practice, harmonic filters can be installed
similar to that in CCC HVDC systems [26] in order to satisfy the
harmonic requirements at both AC and DC sides. For potential
resonance problems due to series capacitor (e.g., ferroresonance
as mentioned above), they can be effectively mitigated by either
bypassing the series capacitor or modifying the converter control
systems.
4) Capacitor Overvoltage: Protection schemes similar to
that for series compensation [20] can be adopted to protect
the overvoltage of series capacitors. Normally, series capaci-
tors are protected against overvoltage by Metal Oxide Varistors
(MOVs) which are connected in parallel with the capacitors.
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The varistors provide overvoltage protection of the capacitor
by conducting a large part of the fault current. MOVs are then
protected by the spark gap against excessive energy absorption.
Bypass circuit breaker, which are connected in parallel with the
capacitor bank and the overvoltage protective circuit, can be
used for emergency bypass of the capacitor.
Overall, given the wide applications and mature technology
of fixed series compensation in power system, similar protection
arrangements can be adopted in the proposed method to handle
the potential practical issues.
5) Valve Voltage Stress: During the process of power rever-
sal at inverter, the decrease of firing angle would lead to an
increase of voltage stress across thyristor valves [27]. The peak
voltage across the thyristor can be high when the firing angle
is close to 90 degrees. This adverse impact can be reduced by
reducing the level of DC current during power reversal. It is be-
cause a reduced DC current reduces the current flowing through
series capacitor hence a lower voltage from series capacitor is
added to the thyristor valves. In addition, the series capacitor
can be bypassed under low current to further minimize the valve
voltage stress during power reversal [27].
VI. CONCLUSION
The series capacitor compensated AC filterless LCC HVDC
has been proposed in this paper. It has been theoretically ex-
plained that the inclusion of the series capacitors 1) considerably
increases the commutation margin to counteract the unfavorable
phase shift caused by the unbalanced fault and 2) provides extra
commutation voltage to reduce the level of DC voltage drop due
to AC faults. As a result, the proposed system can significantly 1)
decrease the required voltage level from controllable capacitors
for CF elimination and 2) increase the amount of active power
that can be transmitted under unbalanced AC faults, minimizing
the adverse impact on the connected AC system. Simulation re-
sults for single-phase, double-phase and three-phase faults have
been presented to validate the technical performance of the pro-
posed method. The average power transfer at different levels
of voltage during fault is further presented to demonstrate the
performance. From the economic perspective, cost analysis of
the proposed method has also been carried out to show that the
superior technical performance can be achieved with reduced
cost. This is mainly due to the reduced equipment cost and re-
duced capitalized cost of losses from the controllable capacitors.
Finally the possible solutions for various practical issues have
been discussed.
As this paper is focused on the point to point HVDC system,
one future research direction is the evaluation and application
of the proposed method in multi-infeed HVDC systems, where
detailed technical and economical performances will be further
analyzed.
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